![PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices](https://www.researchgate.net/profile/Taeho-Kim-12/publication/3480611/figure/fig1/AS:668980322787334@1536508746380/Circuit-configuration-of-the-proposed-NDR-based-CML-D-flip-flop_Q320.jpg)
PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices
![PDF) Resonant Tunneling Diode/HBT D-Flip Flop ICs Using Current Mode Logic-Type Monostable-Bistable Transition Logic Element with Complementary Outputs | Taeho Kim - Academia.edu PDF) Resonant Tunneling Diode/HBT D-Flip Flop ICs Using Current Mode Logic-Type Monostable-Bistable Transition Logic Element with Complementary Outputs | Taeho Kim - Academia.edu](https://0.academia-photos.com/attachment_thumbnails/48103037/mini_magick20190204-28517-gkvdjl.png?1549346792)
PDF) Resonant Tunneling Diode/HBT D-Flip Flop ICs Using Current Mode Logic-Type Monostable-Bistable Transition Logic Element with Complementary Outputs | Taeho Kim - Academia.edu
![a) PFD Model, (b) Implementation of D- Flip Flop with Nor gates, (c)... | Download Scientific Diagram a) PFD Model, (b) Implementation of D- Flip Flop with Nor gates, (c)... | Download Scientific Diagram](https://www.researchgate.net/publication/235987520/figure/fig2/AS:340343552790538@1458155635015/a-PFD-Model-b-Implementation-of-D-Flip-Flop-with-Nor-gates-c-Circuit-topology-of.png)
a) PFD Model, (b) Implementation of D- Flip Flop with Nor gates, (c)... | Download Scientific Diagram
![An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/172cf8ec-b61c-4726-83f6-f8d4a8d0a2bd/dac4118-fig-0007-m.jpg)
An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library
![An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/a8792bcd-23f2-4304-9fea-df9f702d0ddf/dac4118-toc-0001-m.jpg?trick=1663625937918)